Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/Microchip Technology/ATSAME51J19A/CMCC/CTRL#0x0
Cache Control Register
Cache Controller Enable
https://github.com/cmsis-svd/cmsis-svd-data